

N-Channel 650V (D-S) Power MOSFET

PRODUCT SUMMARY	
V_{DS} (V) at T_J max.	650
$R_{DS(on)}$ max. at 25 °C (Ω)	$V_{GS} = 10$ V 0.68
Q_g max. (nC)	43
Q_{gs} (nC)	5
Q_{gd} (nC)	22
Configuration	Single

FEATURES

- Low figure-of-merit (FOM) $R_{on} \times Q_g$
- Low input capacitance (C_{iss})
- Reduced switching and conduction losses
- Ultra low gate charge (Q_g)
- Avalanche energy rated (UIS)




RoHS

APPLICATIONS


- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial

TO-220AB




Top View

TO-220 FULLPAK



Top View

D²PAK
(TO-263)

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	V_{DS}	650	V
Gate-Source Voltage	V_{GS}	± 30	
Continuous Drain Current ($T_J = 150$ °C)	I_D at 10 V	12	A
		9.4	
Pulsed Drain Current ^a	I_{DM}	45	
Linear Derating Factor		3.6	W/°C
Single Pulse Avalanche Energy ^b	E_{AS}	290	mJ
Maximum Power Dissipation	P_D	106 / 34	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to +150	°C
Drain-Source Voltage Slope	dV/dt	15	V/ns
Reverse Diode dV/dt ^d		4.1	
Soldering Recommendations (Peak Temperature) ^c	for 10 s	300	°C

Notes

- Repetitive rating; pulse width limited by maximum junction temperature.
- $V_{DD} = 50$ V, starting $T_J = 25$ °C, $L = 28.2$ mH, $R_g = 25$ Ω, $I_{AS} = 4.5$ A.
- 1.6 mm from case.
- $I_{SD} \leq I_D$, $dI/dt = 100$ A/μs, starting $T_J = 25$ °C.

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	60	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.8	°C/W

SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static								
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$		650	-	-	V	
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25°C , $I_D = 1 \text{ mA}$		-	0.75	-	$^\circ\text{C}/\text{C}$	
Gate-Source Threshold Voltage (N)	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$		3	-	5	V	
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20 \text{ V}$		-	-	± 100	nA	
		$V_{GS} = \pm 30 \text{ V}$		-	-	± 1	μA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 650 \text{ V}$, $V_{GS} = 0 \text{ V}$		-	-	1		
		$V_{DS} = 520 \text{ V}$, $V_{GS} = 0 \text{ V}$, $T_J = 125^\circ\text{C}$		-	-	10	μA	
Drain-Source On-State Resistance	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}$	$I_D = 8 \text{ A}$	-	0.65	-	Ω	
Forward Transconductance	g_{fs}	$V_{DS} = 30 \text{ V}$, $I_D = 8 \text{ A}$		-	16	-	S	
Dynamic								
Input Capacitance	C_{iss}	$V_{GS} = 0 \text{ V}$, $V_{DS} = 100 \text{ V}$, $f = 1 \text{ MHz}$		-	1600	-	pF	
Output Capacitance	C_{oss}			-	300	-		
Reverse Transfer Capacitance	C_{rss}			-	200	-		
Effective Output Capacitance, Energy Related ^a	$C_{o(er)}$	$V_{DS} = 0 \text{ V}$ to 520 V , $V_{GS} = 0 \text{ V}$		-	63	-		
Effective Output Capacitance, Time Related ^b	$C_{o(tr)}$			-	213	-		
Total Gate Charge	Q_g			-	43	96	nC	
Gate-Source Charge	Q_{gs}	$V_{GS} = 10 \text{ V}$	$I_D = 8 \text{ A}$, $V_{DS} = 520 \text{ V}$	-	5	-		
Gate-Drain Charge	Q_{gd}			-	22	-		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 520 \text{ V}$, $I_D = 8 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_g = 9.1 \Omega$		-	13	25	ns	
Rise Time	t_r			-	11	35		
Turn-Off Delay Time	$t_{d(off)}$			-	81	90		
Fall Time	t_f			-	25	40		
Gate Input Resistance	R_g	$f = 1 \text{ MHz}$, open drain		-	3.5	-	Ω	
Drain-Source Body Diode Characteristics								
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	15	A	
Pulsed Diode Forward Current	I_{SM}			-	-	40		
Diode Forward Voltage	V_{SD}	$T_J = 25^\circ\text{C}$, $I_S = 8 \text{ A}$, $V_{GS} = 0 \text{ V}$		-	-	1.5	V	
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ\text{C}$, $I_F = I_S = 8 \text{ A}$, $dI/dt = 100 \text{ A}/\mu\text{s}$, $V_R = 400 \text{ V}$		-	345	-	ns	
Reverse Recovery Charge	Q_{rr}			-	4.5	-	μC	
Reverse Recovery Current	I_{RRM}			-	35	-	A	

Notes

- a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .
 b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .